(China (Mainland))
Product Summary
The ATM Cell Processor (MC92501) is an Asynchronous Transfer Mode (ATM) layer device composed of dedicated high-performance ingress and egress cell processors combined with UTOPIA Level 2-compliant physical (PHY) and switch interface ports (see Block Diagram). The MC92501 is a second generation ATM cell processor in Motorola 92500 series. This document provides information on the new features offered by the second generation ATM cell processor. This document, combined with MC92500/D, provides the complete speci?cation for the ATM cell processor.
Features
(1)Implements ATM Layer Functions for Broadband ISDN According to ATM ,Forum UNI 4.0 and TM 4.0 Specifications, ITU Recommendations, and Bellcore Recommendations
(2) Provides ABR Relative Rate Marking and EFCI Marking According to TM 4.0
(3) Selective Discard CLP = 1 (or CLP = 0+1) Flow on Selected Connections
(4) UTOPIA Level 2 PHY Interface and UTOPIA ATM Layer Interface
(5) Supports Both Partial Packet Discard (PPD) and Early Packet Discard (EPD)
(6) Change ABR RM Cell Priority
(7) Support for CLP Transparenc
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||
|---|---|---|---|---|---|---|---|---|---|---|
 |
 MC92501GC |
|
IC ATM CELL PROCESSOR 256-PBGA |
Data Sheet |
Negotiable |
|
||||
| Image | Part No | Mfg | Description | |
Pricing (USD) |
Quantity | ||||
|
MC92052 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MC92053 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MC92300 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MC92303 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MC92305 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MC92307 |
Other |
|
Data Sheet |
Negotiable |
|
||||
